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Abstract—The gate leakage current of metal–oxide–
semiconductors (MOSs) composed of hafnium oxide (HfO2)
exhibits temperature dependence, which is usually attributed to
the standard Poole–Frenkel (P–F) transport model. However, the
reported magnitudes of the trap barrier height vary significantly.
This paper explores the fundamental challenges associated with
applying the P–F model to describe transport in HfO2/SiO2
bilayers in n/p MOS field-effect transistors composed of 3- and
5-nm HfO2 on 1.1-nm SiO2 dielectric stacks. The extracted
P–F trap barrier height is shown to be dependent on several
variables including the following: the temperature range, method
of calculating the electric field, electric-field range considered,
and HfO2 thickness. P–F conduction provides a consistent
description of the gate leakage current only within a limited range
of the current values while failing to explain the temperature
dependence of the 3-nm HfO2 stacks for gate voltages of less than
1 V, leaving other possible temperature-dependent mechanisms to
be explored.
Index Terms—Carrier transport, cryogenic, hafnium oxide
(HfO2), high-k dielectric, metal–oxide–semiconductors (MOS),
Poole–Frenkel (P–F).
I. INTRODUCTION
THE NEXT generation of metal–oxide–semiconductor(MOS) field-effect transistors (MOSFETs) requires an
increase in gate-oxide capacitance (per unit area) that can no
longer be accommodated by reduction in the thickness of the
typical gate oxides. High dielectric constant (high-k) oxides
have received considerable attention as a solution to reduce gate
leakage current while increasing the gate-oxide capacitance.
Hafnium oxide (HfO2) is the prime candidate for replacing
silicon dioxide (SiO2) and has recently been introduced in
production. One of the continued challenges in the use of HfO2
is the strong temperature dependence of the leakage current as
compared with that of SiO2 [1].
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For high-temperature measurements (300 K to ∼500 K),
many studies of electron transport in HfO2 have attributed the
gate leakage current to the Poole–Frenkel (P–F) conduction
mechanism of electrons in HfO2 [2]–[5]. Although P–F emis-
sion is widely employed as an explanation of the temperature
dependence of gate leakage current in HfO2 (and high-k
dielectrics, in general), significant discrepancies have arisen
in the reported trap-energy barrier heights (e.g., 0.35 eV [2],
0.68 eV [6], 1.11–1.36 eV [7], and 1.5 eV [5]). While the incon-
sistencies in the reported barrier heights may be attributed to
different growth methods, pre- and postgrowth processing, and
device technologies used, this paper explores several funda-
mental challenges that are present in extracting trap-energy bar-
riers in HfO2 gate stacks based on using the standard P–F model.
This paper examines whether the standard P–F model can
describe charge transport over a wide temperature range in
HfO2/SiO2 bilayer dielectric stacks (6 K–400 K). In this paper,
P–F analysis is applied to data collected over a broad range
of temperatures and stress-free voltages. Particular attention is
given to the following: 1) the P–F derived trap-energy barrier
height’s dependence on HfO2 thickness; 2) calculation of the
electric field in the oxide layer in which P–F conduction is
suspected to take place; and 3) whether P–F transport occurs
at typical MOSFET use conditions. The analysis of the data
from HfO2/SiO2 bilayer dielectric stacks reveals that the P–F
behavior only occurs at very narrow temperature and electric-
field ranges. Ignoring these limitations may lead to a variety of
reported trap-barrier-height values of which several are phys-
ically unfounded. Furthermore, the analysis shows a leakage-
current thickness dependence, which is not consistent with the
P–F model. It is also found that certain approximations used to
calculate the electric field in the dielectric can lead to significant
errors in the P–F analysis. The data further brings to light that
the standard P–F conduction model is unsuitable at the use con-
ditions for highly scaled high-k dielectrics in MOS devices. The
presented evidence suggests that the P–F model may be insuf-
ficient to explain transport behavior in high-k dielectric stacks.
II. P–F TRANSPORTATION MECHANISM
The standard P–F mechanism was initially defined in a short
paper by Frenkel in 1938 [8]. Frenkel’s paper describes how the
electron trap barrier height (φ) is reduced in the presence of an
electric field (Eox) by
Δqφ = β
√
Eox (1)
1530-4388/$26.00 © 2010 IEEE
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where the P–F constant β is given by [9]
β =
√
q3
πε0εr
(2)
and q, ε0, and εr are the electron charge, permittivity of free
space, and the high-frequency dielectric constant, respectively
[10], [11]. The derivation of the energy-potential lowering
effect (1) depends on the hydrogenic potential. That is, the
standard P–F mechanism incorporates the concept of a hy-
drogenic impurity for which the ionization energy potential is
determined using the effective mass approximation [12]–[14].
The hydrogenic impurity includes both a charged ion impurity
and a charged trapped carrier, which interact with each other.
In his model, Frenkel only considered electrons and donor
traps [8]. However, in the effective-mass approximation, the
difference between the hydrogenic ionization energy potential
for an electron and hole is simply the effective mass of the
respective carriers. Hence, there is no reason why the P–F
model cannot be applied to holes as it is applied to electrons.
According to Frenkel, for trapping to occur, the impurity
must be ionized in the nontrapped state and neutral in the
trapped state [10]. Since Frenkel’s publication, the literature
contains numerous papers of assorted derivations of P–F con-
duction (e.g., [9]), applications to various materials, and dis-
cussions on its limitations (e.g., [14] and [15]). A widely
accepted mathematical expression for the standard P–F conduc-
tion (JFP) can be written as
JFP = CEoxe−
qφ−β
√
Eox
ξKT (3)
where C, K, T , and ξ, are a constant, Boltzmann’s constant,
temperature, and a factor that depends on acceptor compensa-
tion [11], [15], respectively. The value of ξ is usually between
one and two. In Frenkel’s original paper, ξ = 2. In much
of the literature, ξ = 1 (e.g., [6], [7], and [16]–[21]) which
corresponds to heavily compensated traps [11]. The standard
P–F conduction mechanism does not define how the traps are
filled, only how they are emptied. The resulting P–F detrapping
process is assumed to be the limiting step in the conduction
mechanism. Traps are usually considered to be filled through
quantum–mechanical tunneling [22]. An example depicting the
P–F conduction path in HfO2 with a SiO2 interfacial layer (IL)
is shown in Fig. 1.
Identifying the P–F transport can be achieved by constructing
a P–F plot where (3) is linearized by plotting ln(J/Eox) versus
E
1/2
ox . If the P–F plot shows that the data are linear, P–F con-
duction is inferred. The slope of the line yields β/ξKT from
which the high-frequency dielectric constant can be extracted if
ξ is known; however, usually it is assumed to be one. If C in (3)
is known, φ can be extracted from the y-intercept
ln(C) − qφ
ξKT
. (4)
If C is not known, data from more than one temperature can be
used to eliminate C.
Fig. 1. Simulated energy-band diagram showing the lowering of the trap
potential barrier height in the presence of an electric field in HfO2 with a
SiO2 IL. The dashed line represents the conduction band in the HfO2 without
the trap. The diagram was created using [23], a φ of 0.45 eV, and a relative
high-frequency dielectric constant of 7.8; values extracted from the data and
discussed in Section IV. The trap potential is located in the middle of the
HfO2 layer.
An alternative approach to extracting φ is achieved by fol-
lowing [6] and [18] in which (3) is linearized against the inverse
of temperature as
ln
(
JFP
Eox
)
= ln(C) − qφ − β
√
Eox
ξK
1
T
(5)
which predicts Arrhenius behavior. The slope of the resulting
line is proportional to the reduced trap barrier height (φr),
qφ − βE1/2ox . Note that the reduced trap-energy barrier height
decreases with increasing electric field. Extracting the slope in
(5) at various electric fields yields φ which can be found by
extrapolating E1/2ox to zero. This latter approach to finding φ is
the method used in this paper.
Regardless of the method utilized, the value of the electric
field must be specific to the dielectric layer under consideration
[1]. Calculating the electric field has been treated in various
ways in the literature necessitating a discussion on how the
electric-field calculation affects the extraction of φ. Three com-
mon methods of calculating the electric field in a dual-dielectric
layer stack (shown here for layers composed of HfO2 and SiO2)
can be written in the form of (6) (e.g., [6] and [16]), (7) (e.g.,
[22]), and (8) (e.g., [19] and [24]) [1]
Eox =
VGate − VFB
tox,physical
(6)
Eox,HfO2 =
VGate − VFB
tox,HfO2
Cox,SiO2
Cox,HfO2 + Cox,SiO2
(7)
Eox,HfO2 =
VGate − VFB − φs(VGate)
tox,HfO2
Cox,SiO2
Cox,HfO2 + Cox,SiO2
(8)
where VGate, VFB, tox, Cox, and φs are the gate voltage, flat-
band voltage, oxide thickness, oxide capacitance, and surface
potential in the semiconductor, respectively. Equation (6) treats
the dual dielectric as a single dielectric. Equation (7) improves
the electric-field calculation in the HfO2 by considering the
mismatch in the dielectric constants. Equation (8) is a further
refinement accounting for the potential drop in the silicon (φs).
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Fig. 2. Calculated electric field in a TiN/HfO2/SiO2/Si gate stack using (6)
and (7) and [23] and [26] for (8). Simulations for temperatures ranging from
100 K to 400 K are shown [23]. After [1].
Fig. 3. Typical gate leakage currents for 3- and 5-nm HfO2/SiO2 nMOSFETs.
Significantly higher temperature dependence in 5-nm HfO2/SiO2 gate leakage
current is observed compared with the 3-nm HfO2/SiO2. A steep increase in
the gate leakage current with respect to the gate voltage is observed near the
threshold voltage.
The accuracy of (8) depends on the accuracy to which φs
is known. One method of reducing the error by accounting
for the potential drop in the silicon is the use of simulation
software (e.g., [23] and [25]) from which φs or Eox,HfO2 can be
extracted. Fig. 2 shows a comparison of the calculated electric
field using (6) and (7), and the Boise State University energy-
band simulation tool to account for φs [23], [26].
As observed in Fig. 2, there is a large difference between the
calculated electric field using (6)–(8). As will be shown, the
large difference in the calculated values of electric field using
(6)–(8) has a substantial impact on the calculated φ. Fig. 2 also
shows the electric field in HfO2 as a function of gate voltage for
temperatures ranging from 100 K to 400 K as calculated by [23]
and [26]. It has been shown that a minimal variation in the elec-
tric field occurs below 100 K [1]. The electric field shows little
variation with temperature at the simulated doping concentra-
tion (2.5 × 1018 cm−3). Because the electric field remains nom-
inally unchanged with respect to temperature, the temperature
dependence of φs for highly doped substrates can be assumed
constant. From this exercise, Fig. 2 shows that the use of the
simplifying equations of (6) and (7) can lead to substantial error
when calculating the electric field as compared with (8).
III. EXPERIMENTAL PROCEDURE
The devices used in this study are n/pMOSFETs fabricated
using a standard CMOS process flow including a 10-s 1000-◦C
anneal for dopant activation and 480-◦C forming-gas anneals.
The gate stack of each MOSFET consists of a titanium nitride
(TiN) metal gate and a dielectric bilayer of either 3 nm or
5 nm of HfO2 grown by atomic layer deposition on a 1.1-nm
chemically grown SiO2 IL. A more detailed description of the
fabrication process is presented in [27]. Control devices fabri-
cated with a 2-nm SiO2 gate dielectric are used for comparison.
In order to increase the signal to noise ratio in the gate-leakage-
current measurements, large MOSFETs of 30-μm/30-μm
(width/length) and 50-μm/50-μm dimensions were tested. A
Janis Research custom-built variable-temperature probe station
(5.6 K–450 K) with actively cooled Kelvin probes, to limit heat
injection into the devices, was used for all measurements. A
Keithley 4200SCS with remote preamps was interfaced with the
variable-temperature probe station. Gate-leakage-current mea-
surements were performed for the electron-substrate injection
regime (positive gate biases). The electric-field calculations
were performed using [23] and [26] and were calibrated using
the flatband voltage and material parameters extracted using
capacitance–voltage measurements in [27].
IV. RESULTS AND DISCUSSION
Based on the P–F model, varying the thickness of the HfO2
in the HfO2/SiO2 gate stack should not have an effect on the
extracted trap-energy barrier height (φ). To test this model’s
prediction, the leakage current through the 3- and 5-nm thick
HfO2/SiO2 gate stack was examined as a function of applied
voltage over a wide range of temperatures. Typical gate leakage
currents for nMOSFETs composed of 3-nm HfO2 and 5-nm
HfO2 for temperatures ranging from 6 K to 400 K are shown
in Fig. 3 for electron-substrate injection. As expected, the gate-
leakage-current density (JGate) for the 5-nm HfO2 stack is
decades lower than the 3-nm HfO2 stack. For both nMOSFETs
and pMOSFETs (not shown), the gate-leakage-current rate of
increase with temperature is higher for the 5-nm HfO2 than for
the 3-nm HfO2.
Another intriguing aspect of Fig. 3 is the steep increase in the
gate-current density with gate voltage near a gate bias of 0.5 V.
For pMOSFETs (not shown), a corresponding steep increase in
the gate leakage current is observed at negative polarities [1]. The
steep decrease in gate leakage current at low gate biases is due
to the decrease of minority carriers below the threshold voltage
resulting in supply-limited transport [1]. Above the threshold
voltage, the gate leakage current is dominated by the transport
path through the dielectric, whether due to tunneling, defect-
mediated tunneling, or some other transport mechanism [1].
Typically, P–F analysis is performed in the transport-path-
limited region, as opposed to the supply-limited transport
regime, of the gate-leakage-current plot (e.g., voltages above
∼0.7 V in Fig. 3). Following the second method for calculat-
ing φ described in Section II, a JGate/Eox,HfO2 P–F plot at
various temperatures is shown in Fig. 4. For P–F transport to
dominate according to (3), the data in Fig. 4 should be linear.
Except for a small electric-field interval, the data in Fig. 4
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Fig. 4. P–F plot of the gate leakage current of a 3-nm HfO2 1.1-nm SiO2
nMOSFET for temperatures ranging from 6 K to 400 K. Most temperatures are
not plotted to increase clarity of the data.
Fig. 5. Arrhenius P–F plot at various electric field strengths of a 5-nm HfO2
1.1-nm SiO2 nMOSFET for temperatures 280 K to 400 K. Inset plot is for
temperatures 6 K to 400 K.
are not linear for the entire electric-field range shown [800 to
1550 (V/cm)1/2]. To describe the nonlinear data in a P–F plot,
a saturation P–F analysis approach has been proposed in [28]
and developed in [15] and [29] whereby Fermi–Dirac statistics
are used instead of Maxwell–Boltzmann. In classic P–F, below
the saturation voltage, carriers are thermally ionized over the
trap barrier. The presence of the electric field assists carriers
in overcoming the trap barrier. For voltages at or above the
saturation voltage, the trap barrier is reduced to zero, and the
Coulombic traps have no effect on the carriers. Saturation P–F
dominates when the conductivity (JGate/Eox,HfO2) for various
temperatures approaches a crossing point, where temperature
is not needed for the carrier to overcome the trap potential.
However, in this paper, the conductivity data in Fig. 4 is not
observed to cross or approach crossing indicating that the P–F
saturation is not occurring. Therefore, saturation P–F analysis
for the nonlinear data observed in Fig. 4 is not applicable.
To verify whether the P–F transport follows the Arrhenius-
type behavior (5), the conductivity (JGate/Eox,HfO2) is plot-
ted versus the inverse temperature at various electric fields
Fig. 6. Reduced trap barrier height (φr) at various electric-field strengths
using eight different temperature ranges from e.g., Fig. 5. φr at flatband
(vertical dashed line), or φ, is determined by linear extrapolation, e.g., red
(solid) and green (dashed) lines.
Fig. 7. φ extraction using φr’s extracted using the electric field calculated
in three different ways. The black lines are linear best fit to the most linear
segment of the data
as shown in Fig. 5. The inset of Fig. 5 displays the entire
temperature range examined, whereas Fig. 5 only shows
280 K to 400 K. The entire temperature range shows
a strong temperature-dependent region (T > 200 K) and a
weak temperature-sensitive region (T < 50 K). For the strong
temperature-dependent regime, φr at various electric-field
strengths is extracted, assuming ξ = 1, and plotted against the
square root of the electric field, Fig. 6, in order to extract φ. The
data in Fig. 5 are not completely linear, and thus, the behavior
is not standard P–F. The slope of the data is observed to
increase with increasing temperature to the highest temperature
(400 K) for which measurements were performed. Therefore,
φr extracted from the data will be dependent on the temperature
range used as shown in Fig. 6.
Since the data in the Arrhenius P–F plot in Fig. 5 show a
slight curvature with the slope increasing as temperature in-
creases, it is evident that (5), obtained by linearizing (3), cannot
be applied to the data. Equation (3) was derived assuming a
single trap-energy level, hence, the data do not exhibit a single
trap-energy-level behavior. The observed nonlinearity of the
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data may stem from several possibilities. One possibility is
that several series of linear data with dissimilar slopes (i.e.,
various trap-energy levels) may exist and combine to form
nonlinear data. Another possible explanation may be that the
wavefunctions of the traps overlap due to a high defect density.
Overlapping of the wavefunctions would lead to the potentials
of the traps to overlap which may broaden the distribution of
trap-energy barrier heights (φ’s) [30]. An additional possibility
might be attributed to the presence of charged traps (not consid-
ered in P–F conduction) that are taking part in carrier transport
which is indicative of multivalent traps.
Due to the curvature of the data, only a limited range of data
can be analyzed and explained using the standard P–F model.
This finding highlights two uncertainties with the P–F model.
First, if the data are linear over only a narrow range of temper-
atures, the extracted φ seems physically tenuous. Second, when
a narrow range of temperatures is selected for analysis, then
the temperatures outside the narrow temperature range are not
being considered, thereby indicating that other φ’s exist.
Regardless of the cause, the curvature in the data in Fig. 5
influences the extracted reduced trap-energy barrier height (φr)
depending on the temperature range used to perform the linear
fit. Fig. 6 shows φr extracted for a 3-nm HfO2 on 1.1-nm SiO2
nMOSFET using eight different temperature ranges. To obtain
φ, φr is extrapolated to Eox,HfO2 = 0 shown by the dashed
vertical line in Fig. 6. As shown in Fig. 6, the temperature range
used for calculating φr, as well as the range of electric-field
strengths to perform the linear regression fit to extrapolate φ,
yields significantly different results. The green (dashed) lines
in Fig. 6 correspond to extracting φ using the slope of the φr’s
which would result in the greatest φ. The red (solid) lines in
Fig. 6 correspond to a linear fit using electric-field strengths
ranging from 1000 to 1500 (V/cm)1/2. Both red and green
lines illustrate the wide distribution of φ’s that can be extracted.
The standard P–F model predicts a constant slope for the data
plotted in the manner of Fig. 6. The heterogeneity of the slope in
Fig. 6 suggests that P–F conduction is not an appropriate model
or is limited to a short electric-field range.
As was alluded to earlier, the method of calculating the
electric field in the HfO2 also has significant effects on the
extracted φ. Fig. 7 shows the various φr’s extracted using (6),
(7), and [23] for calculating the electric field. The linear fits, for
extrapolating φ, were performed over the largest existing linear
range which also resulted in the largest φ. Using the simplified
equations of (6) and (7) to calculate the HfO2 electric field
results in an overestimation of φ (∼0.35 eV) when compared
with the electric field calculated by [23] (∼0.21 eV). Fig. 7 thus
shows the importance the method of electric-field calculation
has on the P–F φ.
As was shown in Fig. 3, the temperature dependence of
the 5-nm HfO2 devices differed considerably from the 3-nm
HfO2 devices. This temperature-dependence difference is also
observed in the P–F φ extraction (Fig. 8). Fig. 8 shows the
φr’s for nMOSFETs with 5-nm HfO2 and 3-nm HfO2. Similar
values were obtained for pMOSFETs. The extracted φ for the
n/pMOSFETs composed of 5-nm HfO2 is ∼0.45 eV below
the HfO2 conduction band for a low electric-field fit and
∼0.35 eV below for a high electric-field fit. The P–F analysis
Fig. 8. Electric-field dependence of the φr (extracted from temperatures
ranging from 320 K to 400 K) for the 5-nm HfO2 and 3-nm HfO2 nMOSFETs.
The thick gray lines represent linear fits to the data. For the 5-nm HfO2 devices,
two linear regimes are observed and give different trap-energy barriers. The thin
black linear-fit line for the 3-nm HfO2 devices shows P–F conduction is not
valid in the low-field regime as φr increases with electric field instead of being
reduced.
for n/pMOSFETs composed of 3-nm HfO2 results in a φ of
∼0.21 eV below the HfO2 conduction band. Therefore, the
HfO2 thickness affects the measured φ. The similarly calculated
φ’s for n and pMOSFETs verify that the same traps in the HfO2
are responsible for the gate leakage current whether in nMOS
or pMOS configuration and thereby independent of the silicon
doping and related processing.
A reason for the thickness dependence of the calculated φ
may best be understood through Fig. 1. Fig. 1 shows the trap
potential of a 0.45-eV trap-energy barrier with a relative high-
frequency dielectric constant of 7.8 (a high value) located in
the middle of the 5-nm HfO2 layer. The value of the trap-
energy barrier was extrapolated from Fig. 8, while the high-
frequency dielectric constant was extracted by calculating β
from Fig. 4 using 400 K data and assuming ξ = 1. Because the
P–F potential is based on the concept of a hydrogenic impurity,
the Coulombic potential between the electron and positive trap,
shown in Fig. 1, extends over a large distance that is comparable
with the HfO2 layer thickness. Depending on the location of the
trap and thickness of the HfO2, standard P–F conduction may
not dominate, and the resulting transport mechanism becomes
thickness dependent. P–F analysis, shown in Fig. 8, indicates
that the 3-nm HfO2 layer contains traps with lower φ’s than the
φ’s extracted for the 5-nm HfO2. For the high-field regime, the
difference observed in φ’s between the 3- and 5-nm HfO2 may
result from the large delocalized trap potential (Fig. 1) assumed
by the P–F model via an effective-mass approximation. A large
delocalized trap potential similar in diameter to the thickness
of the HfO2 may reduce φ to more than what is predicted in
(1). This supposition assumes that P–F conduction is prevalent.
Conversely, the differences in observed φ’s between the 3- and
5-nm HfO2 may be due to the presence of another carrier-
transport mechanism. Regardless of the possible explanations
to describe the observed differences, the P–F model does not
consider a dielectric-thickness dependence and thus, is inade-
quate to explain the differences observed in Fig. 8.
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For the 3-nm HfO2 devices shown in Figs. 6 and 8, φr for
electric fields between ∼700 and ∼900 (V/cm)1/2 increases
with increasing field strength. If the governing carrier-transport
mechanism is P–F conduction, φr should decrease rather then
increase with increasing electric field according to (1). Hence,
for the 3-nm HfO2 devices in this paper, it is evident that the
P–F transport does not explain the temperature dependence of
the gate-leakage-current density for electric-field strengths be-
low ∼900 (V/cm)1/2 or gate voltages below 1 V. Consequently,
for typical MOSFET operation conditions, (VGate < ∼1 V),
P–F transport is not dominant in 3-nm HfO2, and a differ-
ent thermally activated carrier-transport mechanism dominates.
This finding agrees with similar findings in [1].
V. CONCLUSION
Standard P–F analysis (3) has been applied to metal-
electrode high-k gate stacks composed of 3- or 5-nm HfO2
on 1.1-nm SiO2. Resulting trap barrier heights (φ’s) ranged
from 0.21 eV below the HfO2 conduction band for the
3-nm HfO2 sample to 0.45 eV for the 5-nm HfO2 sample
(T = 320 K–400 K).
In this paper, a much broader temperature range (6 K–400 K)
than is typical (room temperature to ∼400 K) was examined.
Evidence indicating that the data do not conform to the P–F
framework was determined and is summarized as follows.
1) When implementing standard P–F analysis to extract φ
from the data, it was found out that the extracted φ
depends on the temperature range selected (Fig. 6). The
standard P–F model predicts monoenergetic trap levels,
so φ should not vary with temperature.
2) Thicker HfO2 samples resulted in larger φ’s than thin
HfO2 samples, resulting in a thickness dependence. The
standard P–F model does not predict thickness depen-
dence in the leakage current.
3) For 3-nm HfO2 MOSFETs, P–F transport could not ex-
plain the transport-mechanism trend for gate voltages of
less than 1 V. As the device voltage operating regime is in
this regime, ∼1 V and less, the dominant leakage-current
mechanism is not explained by the standard P–F analysis.
The standard P–F model as applied to the high-k dielectrics
assumes that the role of defects in the SiO2 (or high-k/SiO2
interface) in the temperature dependence of the gate leakage
current are negligible. Defects in the IL have been shown
to have important implications in the stress-induced leakage
current [31]. Since defects in the IL have been shown to have
a significant influence in the gate leakage current at room
temperature, their effects should be considered in describing the
temperature dependence of the gate leakage current.
In summary, not only may the different φ’s reported using
P–F conduction in the literature be dependent on device and
processing parameters but they may also depend on the temper-
ature range tested, method of electric-field calculation, chosen
electric-field range for the φ extraction, and HfO2 thickness.
Consequently, the standard P–F model may only be capable of
explaining a narrow range of the gate leakage current in HfO2
dielectrics. Although beyond the scope of this paper, additional
studies are required to identify other possible temperature-
dependent conduction mechanisms that describe the data. One
potential approach is to include atomic-level properties of the
involved defects in the high-k and IL that include lattice-
relaxation effects [31].
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